Abstract-This paper presents a new analytical propagation delay model for deep submicron CMOS inverters. The model is inspired by the key observation that the inverter delay is a complicated function of several process parameters as well as load capacitance. These relationships are considered by fitting functions for each parameter derived from the Curve Fitting Toolbox in Matlab. Compared to SPICE simulations based on the BSIM4 transistor model, the analytical delay model shows very good accuracy with an average error less than 2% over a wide range of process parameters and output loads. Hence, the proposed model can be efficiently used for different technology nodes as well as statistical gate delay characterisation.
I. INTRODUCTION
In CMOS digital design accurate timing characterisation of logic gates and digital circuits is essential. For static timing analysis (STA) it is common practice that two dimensional lookup-tables are used for describing the delay of cells dependent from slope and load capacitance. Building such tables however is computationally quite expensive as lots of SPICE simulations are necessary. Therefore the development of accurate analytical timing models has been the subject of much research in the past. As the CMOS inverter is an essential element in digital IC design analytical inverter delay models are of particular interest. Early models are based on the Shockley model for MOSFETs [1] , [2] which turn to be inaccurate in 90nm technologies and beyond. Later on Sakurai and Newton proposed an empirical compact MOSFET model known as Alpha-Power Law Model [4] , [5] which considers velocity saturation through parameter α (between 1 and 2). In the past several analytical delay formulas partly based on the Alpha-Power Low Model were introduced in [6] , [8] , [9] but there is still a lack in precise delay estimation. This is due to the complicated dependence of load capacitance, input slope, I/O coupling capacitance, short circuit current, velocity saturation, channel length modulation and draininduced barrier lowering (DIBL) on delay. In [7] the most promising approach for an analytical inverter delay model is presented which takes into account all mentioned physical effects. However for the drain current empirical parameters K lin and K sat are used. So the influence of process parameters like oxide thickness t ox or electron mobility µ on K lin and K sat is hidden. Furthermore process parameters tend to vary (see Table I ) within one technology node, so K lin and K sat cannot be treated as constants. This will lead to misleading results. [3] Our proposed method provides a compact analytical inverter delay model dependent from process parameters and load capacitance. In a first step we model the drain saturation current I DnSat (this current is sufficient for fast input ramps which will be the focus in this paper) as a function of process parameters. Then the effect of load capacitance on delay is investigated. By using the Curve Fitting Toolbox of Matlab [11] then we derive an analytical formula for the inverter delay dependent from I DnSat and load.
The rest of the paper is organized as follows. In the next Section we review the technical background of inverter delay modeling. In Section III we demonstrate the procedure for obtaining an analytical saturation drain current followed by our analytical inverter delay model in Section IV. The experimental results are presented in Section V and finally we conclude in Section VI.
II. PRELIMINARIES

A. Theoretic Basics of Delay Modeling
The average propagation delay t d of a CMOS inverter driving a load capacitance C L (Figure 1 ) is calculated by:
where both components t pHL and t pLH are computed by t out50 − t in50 [15] . t out(in)50 refers to the time at which the output (input) voltage level reaches half of V DD . When applying a rising input ramp the load capacitance is discharged by the drain current I Dn as shown in Figure 1 . The solution of the differential equation Fig. 1 . CMOS-inverter with load C L which is discharged through nMOS transistor for a rising input ramp yields the fall-delay t pHL . Under the assumption of a sufficient fast rising input ramp we can approximate I Dn with the drain saturation current I DnSat . Then we have [9] 
I DnSat is given according to [8] 
with µ as the electron mobility, t ox as the oxide thickness and V th as the threshold-voltage. W is the channel-width, L the channel-length, λ the channel-length modulation factor and α the velocity saturation index. These parameters refer to the nMOS transistor. V DS , V GS are the drain-source and gate-source voltage.
For deriving t pLH when applying a falling input ramp C L will be charged by I Dp of the pMOS transistor. Therefore the pMOS transistor parameters are needed. In the following we want to focus on t pHL but our method is also applicable for t pLH .
B. Determination of Drain Current: Mismatch between analytical model and SPICE simulation
An accurate drain current model is crucial for an exact gate delay. A comparison between the analytical drain saturation current in eq.(4) and SPICE simulation is quite difficult due to the highly complex relationships between model parameters for SPICE and physical parameters used in eq.(4) [12] .
Feeding the SPICE simulator with the model parameters as in Table II -B we get the following I Dn − V DS characteristics of the nMOS transistor for different widths (see Figure 2) . As for the gate delay computation with fast input ramps only the saturation drain current I DnSat is important we take I DnSat for V GS = V DS = V DD = 1.2V from these curves and compare them to the analytical I DnSat . From Figure 3 we can conclude: • The different nature of physical parameters (used in eq. (4)) and the model parameters for SPICE cannot be neglected. The model parameters, such as U 0 or V T H0 must be converted to effective parameters like µ and V th in order to use the analytical model. Such complicated equations as described in the BSIM4 manual [12] with more than 200 model parameters may lead to an impractical delay model.
• The dependency of I DnSat from parameters is quite more difficult as stated in eq.(4). For example there is no real linear dependency from the channel width W as seen in the right part of Figure 3 . This is also for other parameters.
Many papers use the transconductance parameter K empirical achieved by SPICE simulation (e.g. [7] ) for their analytical models. Though a resonable accuracy is reached the dependency of K from process/model parameters is lost. To overcome this problem in the following Section we suggest a fitting-based approach to get an analytical expression for I DnSat , which preserves the dependency on process/model parameters.
III. ANALYTICAL DRAIN SATURATION CURRENT
Starting with a specific technology node the following steps yield the desired analytical drain current equation.
1. Generate a reference saturation drain current I DnSat−R through SPICE simulation with reference values for the parameters T OXE, V T H0, U 0, L and W . 2. Specify an interval for each parameter by using Table I or the Predictive Technology Model PTM [10] . Subdivide each interval in equal steps, e.g. -y-data = ratio between simulated drain saturation current and I DnSat−R , e.g.
Choose an appropriate fitting function for the investigated parameter, e.g. a quadratic fitting function y 1 is used for L which is illustrated in Figure 4 . 5. Repeat the steps 3 and 4 for all other parameters.
From the toolbox we get the fitting functions denoted as y 2 , y 3 , y 4 , y 5 . 6. The formula for the analytical drain saturation current is given as:
IV. ANALYTICAL INVERTER DELAY
Now for computing the delay t pHL as described in Section II we take the load capacitance C L into account. However using the simple eq.(3) is problematic since I DnSat is not really constant for the timing interval of discharging the load. This is illustrated in Figure 5 .
In order to work with our analytical drain saturation current formula eq.(5), the following procedure is suggested. • Simulate the delay t pHL with SPICE for the parameter constellations as in Section III and different loads C L .
• Compute I DnSat−A using eq.(5) with these parameter constellations.
• Start the Curve Fitting-Toolbox from Matlab with the following inputs:
This means t pHL is a two-dimensional plane dependent from drain current and load capacitance as illustrated in Figure 6 . By choosing an appropriate fitting function we get the desired analytical model denoted as t pHL−A .
Note: A visual examination of a fitted curve/plane which is displayed in the Curve Fitting App of Matlab should always be the first step in the evaluation of the fitting quality. Beyond the toolbox generates a Goodness-of-Fit Output, which provides goodness-of-fit statistics like the sum of squares due to error (SSE) or the root mean square error (RMSE) [11] , [14] .
Test No.
Process/Model Parameters
Simulated Delay (ps) Analytical Delay (ps) Maximum Error Average Error Figure 7 illustrates the quite good accordance of simulated and calculated saturation drain currents. The maximum error is smaller than 7%, the average error is 3.0%. For each parameter combination and load capacitance we compute the analytical inverter delay using the fitting function t pHL−A . Overall we get 5 6 = 15625 values. In order to avoid simulating each case with SPICE, we choose 10 different parameter combinations. For each combination SPICE reports the delay for all five load capacitances. In Table III it is illustrated that the maximum error between SPICE and analytical model is about 6%. The average error for all cases is less than 2%.
C. Comparison to other analytical models
Finally we want to evaluate the quality of recently published inverter delay equations. As reference we use the simulated SPICE delays for testcase No.1 and the loads C L as above. Both the Sakurai-Newton (SN) delay metric and the TaurNing (TN) delay metric from [8] underestimate the delay compared to SPICE. This underestimation becomes smaller with increasing loads. The delay T pHL from eq.(6) in [13] also underestimates the inverter delay, however the underestimation becomes smaller with decreasing loads. This is illustrated in Figure 8 . One can argue that in all cases this enormous discrepancy is caused by the mismatch of model and process parameters. But on the other hand a simple additional fitting factor would not solve the problem due to its dependency on C L . Fig. 8 . Comparison of delay metrics from [8] , [13] and SPICE simulation VI. CONCLUSION In this paper we propose a novel analytical CMOS inverter delay model. The main advantage of this approach compared to previous related work is the more detailled study of the drain current especially the transconductance parameter dependent from process parameters. The model generation is both simple because of curve fitting and -apart from some necessary SPICE simulations -computationally inexpensive. Furthermore our method is applicable to any technology node. Experimental results for a wide range of different parameter values and load capacitances have shown that the worst case error is smaller than 7%. It is expected that our model is suitable to consider process variations in future technologies.
